Assuming an infinite op amp gain, the output voltage at end of 2 φ is given by 
irrespective of the op amp offset voltage. If the clock waveforms shown in parentheses are used, then an inverting function is realized, and
again independent of the op amp input offset voltage. During the reset phase ( 1 φ ), 3 C is connected in feedback around the op amp which causes the output change only by the op amp input offset voltage. The switches are realized as CMOS transmission gate. For low supply voltages, a conductance gap begins to appear around the middle of the supply range (Crols & Steyaert, 1994) . This means that under low-voltage operation, this configuration no longer works. Existing solutions of low-voltage operation of switched-capacitor circuits include using low threshold voltage process (Matsuya & Yamada, 1994) , switched-opamp technique (Baschirotto & Castello, 1997; Cheung et al., 2001; Cheung et al., 2002; Cheung et al., 2003; Crols & Steyaert, 1994; Peluso et al., 1997; Peluso et al., 1998; Sauerbrey et al., 2002; Waltari & Halonen, 2001; Wu et al., 2007) , opamp-reset switching technique (Chang, & Moon, 2003; Keskin et al., 2002; Wang &. Embabi, 2003) , voltage multiplier (charge pump) technique (Nicollini et al., 1996; Rombouts et al., 2001) , clock multiplier (clock booster) technique (Au & Leung, 1997; Rabii & Wooley, 1997) , and bootstrapping switch technique (Abo & Gray, 1999; Dessouky & Kaiser, 2001; Park et al., 2004) . First, the use of lowthreshold transistors involves special and high-cost technology (Matsuya & Yamada, 1994) . The switched-opamp technique (Baschirotto & Castello, 1997; Cheung et al., 2001; Cheung et al., 2002; Cheung et al., 2003; Crols & Steyaert, 1994; Peluso et al., 1997; Peluso et al., 1998; Sauerbrey et al., 2002; Waltari & Halonen, 2001; Wu et al., 2007) and opamp-reset switching technique (Chang, & Moon, 2003; Keskin et al., 2002; Wang &. Embabi, 2003) can only be applicable to filters, delta-sigma modulators, and pipelined analog-to-digital converters. The main limitations of voltage multiplier (charge pump) technique (Nicollini et al., 1996; Rombouts et al., 2001 ) regards: the gate-oxide breakdown reliability, the need to supply a dc current to the op amps from the multiplied supply (this necessitates the use of an external capacitor, with additional cost), and the conversion efficiency of the charge pump (which is lower than 100%). The clock multiplier (clock booster) technique (Au & Leung, 1997; Rabii & Wooley, 1997) suffers from the technology limitation associated with the gate oxide breakdown. Device reliability can be assured in the bootstrapped switch technique (Abo & Gray, 1999; Dessouky & Kaiser, 2001; Park et al., 2004) , owing to keeping the terminal-toterminal voltages of the MOSFET devices within the rated operating supply voltage of the technology. The bootstrapped switch provides a small, nearly constant input resistance. The switch linearity is also improved, and signal-dependent charge injections is reduced.
To improve the overall linearity, minimize the effect of common-mode interference and noise, the fully differential approach has obtained wider acceptance for accurate and/or high-speed signal processing. The switched-capacitor amplifier in (Martin et al., 1987 ) is a differential-to-single-ended design. A fully differential switched-capacitor amplifier using series compensation MOSFET capacitors has been presented in (Yoshizawa et al., 1999) .
However its operating voltage is ±2.5-V. Consequently there is an increasing demand to extend these improvements to this circuit. This chapter describes the design of two 1V fully differential CMOS switched-capacitor amplifiers in a standard CMOS technology using improved bootstrapped switches. In section 2, the circuit realization of these two switched-capacitor amplifiers is addressed. In section 3 the circuit design of low-voltage building blocks is described. Experimental results are presented in section 4 to support the ideas put forth in paper. Finally conclusion is given. 
Circuit Description
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It should be noted that the clock waveforms with the primed superscripts change before the nonprimed waveforms in order to reduce nonlinearities due to charge injection. Another technique to further reduce the number of improved bootstrapped switches is shown in Figure 5 , where switches S1 and S4 and S1' and S4' are matched improved bootstrapped switch pairs. Those switches connected to SS V are realized with NMOS transistors, while those switches connected to DD V are realized with PMOS transistors. In Then based on charge conservation principle we can write:
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Low-voltage building blocks
In this section, the low-voltage circuit building blocks used in the two fully differential CMOS switched-capacitor amplifiers are discussed Figure 8 shows the used op amp. It is based on a fully differential folded-cascode p-type twostage Miller-compensated configuration. The second stage is a common-source amplifier with active load which also allows a large output swing. In order to avoid the common-mode feedback (CMFB) circuit for the first stage, transistors M51, M52, M61, and M62 are used, which is similar to (Waltari & Halonen, 1998) . For the second stage, a simple passive switchedcapacitor CMFB circuit, shown in Figure 9 , is used. The improved bootstrapped switches are used to connect and disconnect the common-mode sensing capacitor. 
Op Amp
Improved bootstrapped switch
The improved bootstrapped switch shown in Figure 10 is utilized in the proposed circuit. The circuitry is improved version of that presented in (Abo & Gray, 1999) . In the circuit presented in (Abo & Gray, 1999) , the voltage at the drain side of the main switch M11 must be always higher than that at the source side at the switching moment to prevent the gatedrain voltage from exceeding DD V during the turn-on transient. In order to overcome this limitation, an additional transistor M14 has been added on the drain side, such that the switch M11 becomes completely symmetrical. This bootstrapping circuit thus allows switch operation (transistor M11) from rail-to-rail while limiting all gate-source/drain voltages to 
Experimental results
Based on the principles presented earlier, we have designed two 1-V fully differential CMOS switched-capacitor amplifiers. These two switched-capacitor amplifiers were operated with ±0.5-V. The capacitor sizes used were 1 C =1.25-pF, 2 C =0.25-pF, and 3 C =0.25-pF, for a nominal gain of -5. The circuits of Figure 2 and Figure 5 were fabricated using a TSMC 0.35-μm double-poly four-metal CMOS technology. Figure 11 and Figure 12 Two figures of the measured input/output waveforms for 0.2V peak-to-peak sinusoidal differential input signal are shown in Fig. 13 and Fig. 14 , respectively. The input signal was at 10kHz whereas the clock signal was at 1MHz. It can be seen that the gain is very close to the nominal value of -5. Fig. 16 show the resulting output spectrum. As shown in Fig. 15 and Fig. 16 , the even-order harmonics have been largely attenuated by the fully differential topology and 59dB and 52dB spurious-free dynamic range (SFDR) are exhibited, respectively. The circuits of Fig. 2 and Fig. 5 dissipate 206.5μW and 206.6μW, respectively with a 1V power supply. 
Conclusion
Two fully differential CMOS 1-V switched-capacitor amplifiers have been described. Rail-torail operation of improved bootstrapped switches allows very low voltage robust switchedcapacitor designs in standard CMOS technologies while avoiding transistor gate oxide overstress. The circuits have been fabricated and all aspects of their performance have been confirmed.
